IndiaBIX.com
Arithmetic Aptitude Data Interpretation
Logical Reasoning Verbal Reasoning Non Verbal Reasoning
General Knowledge
Sudoku Number puzzles Missing letters puzzles Logical puzzles Playing cards puzzles Clock puzzles
C Programming C++ Programming C# Programming Java Programming
Microbiology Biochemistry Biotechnology Biochemical Engineering
Civil Engineering Mechanical Engineering Chemical Engineering Networking Database Questions Computer Science Basic Electronics Digital Electronics Electronic Devices Circuit Simulation Electrical Enigneering Engineering Mechanics Technical Drawing
Placement Papers Group Disucssion HR Interview Technical Interview Body Language
Aptitude Test Verbal Ability Test Verbal Reasoning Test Logical Reasoning Test C Programming Test Java Programming Test Data Interpretation Test General Knowledge Test
Data Structures Operating Systems Networking DATABASE Database Basics SQL Server Basics SQL Server Advanced SQL Server 2008 JAVA Core Java Java Basics Advanced Java UNIX Unix File Management Unix Memory Management Unix Process Managemnt C Interview Questions The C Language Basics .NET Interview Questions .NET Framework ADO.NET ASP.NET Software Testing

Digital Electronics - Memory and Storage

@ : Home > Digital Electronics > Memory and Storage > General Questions

Exercise

"Do not wait for leaders; do it alone, person to person."
- Mother Teresa
71. 

The refresh period for capacitors used in DRAMs is ________.

A. 2 ms
B. 2 s
C. 64 ms
D. 64 s

72. 

What is the principal advantage of using address multiplexing with DRAM memory?

A. reduced memory access time
B. reduced requirement for constant refreshing of the memory contents
C. reduced pin count and decrease in package size
D. It eliminates the requirement for a chip-select input line, thereby reducing the pin count.

73. 

What is a multitap digital delay line?

A. a series of inverter gates with RC circuits between each one
B. a series of inverter gates with RL circuits between each one
C. a series of NAND gates with RC circuits between each one
D. a series of NAND gates with RL circuits between each one

74. 

The bit capacity of a memory that has 2048 addresses and can store 8 bits at each address is ________.

A. 4096B. 8129
C. 16358D. 32768

75. 

How many 8 k × 1 RAMs are required to achieve a memory with a word capacity of 8 k and a word length of eight bits?

A. EightB. Four
C. TwoD. One

76. 

The mask ROM is ________.

A. MOS technology
B. diode technology
C. resistor-diode technology
D. DROM technology

77. 

Which of the following is not a flash memory mode or operation?

A. BurstB. Read
C. EraseD. Programming




© 2008-2013 by IndiaBIX™ Technologies. All Rights Reserved | Copyright | Terms of Use & Privacy Policy

Contact us: info@indiabix.com     Follow us on twitter!